Title: Analyze the DDR initialization [Print This Page] Author: hsinsoft Time: 5/5/2015 10:31 Title: Analyze the DDR initialization Hi, I want to analysis the DDR initial flow and want to know how 32_LPDDR2_200MHz_LPDDR3_200MHz_DDR3_200MHz_20141007.bin be generated.
Below log is the firefly-rk3288 platfrom boot log before U-boot.
My question is I can't find the source code related to DDR initial in u-boot/
Where could I find related information, thanks.
DDR Version 1.00 20141007
In
SRX
Channel a: DDR3 200MHz
Bus Width=32 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=1024MB
Channel b: DDR3 200MHz
Bus Width=32 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=1024MB
OUT
Copy the code
Author: zhansb Time: 5/8/2015 11:18
Soc vendor have not open the source Author: edgreen942 Time: 1/12/2026 01:18
Thank you for your article, it really provided me with a new outlook. The H11-861_V4.0 reliable exam cram review questions were a key part of my success¡ªpromotion and salary raise¡ªand today, I¡¯m sharing them for free!Author: raybell997 Time: 3 day before
Your article was incredibly impactful, thank you for this insight. I¡¯m offering the Latest FCP_FCT_AD-7.4 exam cram review resources for free! Good luck to all.
Welcome Firefly Open Source Community (https://bbs.t-firefly.com/)