Firefly Open Source Community

   Login   |   Register   |
New_Topic

Analyze the DDR initialization

32

Credits

0

Prestige

0

Contribution

new registration

Rank: 1

Credits
32
Posted at 5/5/2015 10:31:53     
Hi, I want to analysis the DDR initial flow and want to know how  32_LPDDR2_200MHz_LPDDR3_200MHz_DDR3_200MHz_20141007.bin be generated.
Below log is the firefly-rk3288 platfrom boot log before U-boot.
My question is I can't find the source code related to DDR initial in u-boot/
Where could I find related information, thanks.

  1. DDR Version 1.00 20141007
  2. In
  3. SRX
  4. Channel a: DDR3 200MHz
  5. Bus Width=32 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=1024MB
  6. Channel b: DDR3 200MHz
  7. Bus Width=32 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=1024MB
  8. OUT
Copy the code

Reply

Use props Report

2428

Credits

0

Prestige

0

Contribution

vip

Rank: 6Rank: 6

Credits
2428
Posted at 5/8/2015 11:18:41     
Soc vendor have not open the source
Reply

Use props Report

You need to log in before you can reply Login | Register

This forum Credits Rules

Quick Reply Back to top Back to list